

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
14 July 2005 (14.07.2005)

PCT

(10) International Publication Number  
**WO 2005/064434 A1**

(51) International Patent Classification<sup>7</sup>: G06F 1/10, 1/06

(21) International Application Number:  
PCT/IB2004/004026

(22) International Filing Date: 6 December 2004 (06.12.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
03300273.4 19 December 2003 (19.12.2003) EP

(71) Applicant (for all designated States except US): KONIN-  
KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL];  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): DUVILLARD,  
Sylvain [FR/FR]; Société Civile SPID, 156 Boulevard  
Haussmann, F-75008 PARIS (FR). DELBAERE, Isabelle  
[FR/FR]; Société Civile SPID, 156 Boulevard Haussmann,  
F-75008 PARIS (FR).

(74) Agent: VAN OUDHEUSDEN-PERSET, Laure; Société  
Civile SPID, 156 Boulevard Haussmann, F-75008 PARIS  
(FR).

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,

PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,  
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,  
FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,  
SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,  
GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**


— as to applicant's entitlement to apply for and be granted  
a patent (Rule 4.17(ii)) for the following designations AE,  
AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ,  
CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE,  
EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS,  
JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA,  
MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM,  
PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ,  
TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM,  
ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA,  
SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ,  
BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE,  
BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU,  
IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR),  
OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,  
ML, MR, NE, SN, TD, TG)

**Published:**

— with international search report

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED CIRCUIT CLOCK DISTRIBUTION



(57) Abstract: A circuit is provided with a plurality of interconnected logic blocks, a main clock generator for distributing a ref-  
erence clock signal to the logic blocks. Each logic block in the circuit comprises a local clock generator that generates a set of  
synchronized local clock signals from the reference clock signal for further provision to respective elements of the logic block. In  
such a circuit, a phase shift is introduced between a set of local clock signals of a first block and a set of local clock signals of a  
second block.

WO 2005/064434 A1